I. INTRODUCTION

I
SOLATED bidirectional single-stage dc-ac converters have been applied in a wide range of applications, including ac grid-fed UPS, distributed renewable energy systems, and propulsion systems [1] - [9] . The power conversion is usually realized by a full-bridge (FB) stage cascaded by a cycloconverter stage through an high-frequency-ac (HFAC) transformer link. The FB stage converts dc to HFAC power, and the cycloconverter enables the HFAC power to feed the utility-frequency load through an HFAC transformer link, as shown in Fig. 1 . One major challenge for the isolated dc-ac FB-cycloconverter topology is that the transformer leakage inductance and the output filter inductor both serve as current sources for the cycloconverter. Thus, the cycloconverter operates as a "current breaker," which endures high-voltage spikes due to the cutoff of the leakage inductor current. A natural commutation principle for the cycloconverter was proposed in [10] . By adding commutation overlap to a specific switch, the leakage inductance current can naturally decrease to zero, which creates the precondition for zero-current switching (ZCS) turn-OFF. An asymmetric phase angle control scheme was implemented here to improve the power conversion efficiency, but it lacks the guarantee of FB zero-voltage switching (ZVS) under light load condition. In [11] , a quasi-resonant commutation technique for the voltage source converter has been proposed to solve the lightload ZVS issue. However, the switching frequency is limited due to the complex control scheme for the resonant commutation interval. Hosseini, Sabahi, and Goharrizi [12] and Chen and Chen [14] proposed using phase-shift modulation for the FB-cycloconverter. Hosseini, Sabahi, and Goharrizi [12] and Mazumder and Rathore [13] focused on ZVS realization for the cycloconverter. The problem that lies in [12] - [14] , however, is that the authors did not take the transformer leakage inductance into consideration. Instead, the transformer secondary side was viewed as a voltage source, which is less practical. Jiarong et al. [15] proposed to separate the cycloconverter composed of ac switches into two FB converters to combine with the syn- chronous rectifier. For this topology, additional switches are needed for both of the full bridges to avoid shoot-through. Furthermore, this approach cannot achieve ZCS because of the splitting of the ac-switch-bridge. Also, leakage inductance was again not included, thus the transformer secondary side was viewed as a voltage source in [15] as well.
For high-power and high-voltage applications, the SiC MOS-FET is a preferable option. The on-resistance of the SiC device is low and the switching performance is superior. In particular, the body diode reverse-recovery speed is ultrafast [16] - [19] . All these features enable SiC MOSFETs to work at a much higher frequency, i.e., 50-100 kHz for high-voltage high-power applications, while achieving high-power density and high efficiency as well.
Voltage spikes introduced by the HF transformer leakage inductance is another important issue. Adding an RC snubber branch to the HFAC side of the cycloconverter is a simple approach, but the power dissipation on the resistor lowers the power conversion efficiency [20] . People also proposed two configurations of the RCD snubber circuit in [21] . Examples of other voltage spikes clamping circuits are a transformer plus a diode rectifier bridge [22] , and active switches that clamp the voltage spikes [20] , [23] , [24] . However, the additional circuit will result in circulating energy and increased control complexity. The power conversion efficiency is harmed as well.
This paper proposes a novel unipolar-SPWM-oriented modulation technique to achieve ZVS for FB inverters, and ZCS for cycloconverters without any additional circuits or components. SiC MOSFETs are also utilized for the FB stage. Since the turn-off speed of the SiC MOSFET is ultrafast, no snubber capacitor is needed to mitigate the turn-off loss. Thus, the complex control technique for the snubber capacitor proposed in [11] is not necessary in this approach. Preliminary work on the proposed modulation technique was presented in [26] . This paper improves upon that work to include a detailed description of how the modulation technique was developed, the logic diagram of the proposed modulation technique, a detailed analysis on the power dissipation and more comprehensive experimental results. The rest of the paper is organized as follows: Section II presents the proposed HFAC link dc-ac converter and gives a detailed analysis of the principle of operation. Section III provides a detailed justification for the ZVZCS range and conditions. Section IV presents the simulation results, followed by a detailed power loss analysis in Section V. Section VI provides the experimental results to illustrate the proposed modulation technique. Finally, Section VII concludes the innovation and contribution of this paper.
II. PROPOSED ZVZCS HFAC LINK DC-AC CONVERTER USING SIC MOSFETS AND STEADY-STATE ANALYSIS
In order to reduce the RMS current flowing through the HFAC link transformer, a unipolar-SPWM-oriented modulation technique with synchronous rectification is proposed. The configuration of the studied ZVZCS HFAC link dc-ac converter is shown in Fig. 1 . All switches are using SiC MOSFETs. ZVS turn-on is realized for the FB switches, and although no snubber capacitor is equipped for ZVS turn-off, the loss is still negligible since the turn-off speed of the SiC MOSFET is ultra-fast.
The gating signal generation logic diagram of the proposed modulation technique is shown in Fig. 2 . It consists of fast speed comparators, time delay blocks, Monostable Multivibrators, and a number of logic gates. The gating signal waveform is shown in Fig. 3 .
The proposed modulation technique fully employs the characteristics of ac switches, which can conduct current in both directions, and block current and voltage in both directions. Two MOSFETs form one ac switch, such that the total number of switches in the cycloconverter is high compared with other dcac topologies. Thus the objectives of this research are not only to explore soft-switching realization, but also to minimize the number of switches that operate under the switching frequency. In addition, this proposed modulation technique approaches synchronous rectification from a different angle compared with the traditional method, where the switches in one bridge leg operate in a complementary manner. Since there are two pairs of ac switches in one bridge leg, and they can block current from both directions, it becomes feasible that some switches can always stay on, instead of operating under switching frequency. In addition, although certain switches have to operate under switching frequency, it is still beneficial to explore whether they can be switched on in advance without conducting current, which further simplifies the modulation strategy. This paper proposes a novel modulation technique that not only enables soft switching, but also has the least number of switches operating under switching frequency.
As can be seen from Fig. 3 , at each positive or negative cycle of 60 Hz, there are two switches that are always on: S 1a and S 3a for the positive cycle, and S 1b and S 3a for the negative cycle. Therefore, the switching loss is reduced by one-fourth compared with that of bipolar-SPWM modulation. During the positive cycle, S 2a and S 4b operate at a 50% duty. S 2b and S 4a are SPWM switches with a delay added to create an overlap time interval. S 1b and S 3a operate in complementary with S 2b and S 4a , respectively. During the negative cycle, S 2b and S 4a operate at a 50% duty. S 2a and S 4b are SPWM switches with a delay added. S 1a and S 3b operate in complementary with S 2a and S 4b , respectively. During the overlap interval, although the switches on one bridge leg are all conducting currents, either through the channel or the body diode, shoot-through will not happen as the conducted currents are flowing in opposite directions. Fig. 4 presents the corresponding operation waveforms. The following transition analysis is on the 11 different operating modes that are illustrated in Fig. 5 .
In the following transition analysis, we assume the power flow is from dc to ac, and the ac output is within the positive half cycle of 60 Hz. Based on the proposed modulation technique, S 1a and S 3b are always on during the ac positive half interval. Mode 1 (t 0 -t 1 ): During this time interval, switches Q 1 , Q 4 , S 1a , S 1b , S 4a , and S 4b are on. S 3b is on as well, but not conducting current. All the remaining switches are in the off state. Unlike the non-SR modulation in [27] , the current in the cycloconverter does not conduct through the body diode of S 1b and S 4b . The instantaneous power flow is from the dc side to the ac side. In addition, L 1 is being charged. The incremental inductor current is
Mode 2 (t 1 -t 2 ): Q 1 and Q 4 are turned OFF and the dead-time interval for FB starts. S 4b is also turned OFF at the beginning of this interval. The MOSFET output capacitor C oss for Q 1 and Q 4 is being charged and the C oss for Q 2 and Q 3 is being discharged. The body diode of S 4b starts conducting current. U T r falls from positive to zero. Both L leak and L 1 are being discharged. I T r and I Lk start to fall. The transformer voltage is
Mode 3 (t 2 -t 3 ): The C oss for Q 2 and Q 3 is still being discharged by the C oss for Q 1 and Q 4 . U T r is decreasing from zero. The body diode of S 3a is ON. L leak is being discharged through S 1a , S 1b , S 4a and the body diode of S 4b . L 1 is being discharged in two different current return paths: one is the same as the discharging loop for L leak , while the other one is through S 1a , S 1b , S 3b and the body diode of S 3a . The transformer voltage becomes
Mode 4 (t 3 -t 4 ): After the C oss for Q 2 and Q 3 is fully discharged, the body diode of Q 2 and Q 3 is ON. The free-wheeling status continues. This creates conditions for Q 2 and Q 3 to be turned ON under ZVS in the next interval. Both I Tr and I Lk continue to fall. L leak and L 1 are being discharged through current paths that are the same as what is in Mode 3. In (4), V F is the forward voltage drop of the MOSFET body diode. The transformer voltage is
Mode 5 (t 4 -t 5 ): Since the body diodes of Q 2 and Q 3 were already on in Mode 4, Q 2 and Q 3 are turned on under ZVS at the beginning of this interval. S 2a is turned on as well, but does not conduct current during this interval. L leak continues to be discharged and I Tr (I Lk ) falls to zero by the end of this interval. The incremental leakage inductor current is
Mode 6 (t 5 -t 6 ): When I Tr (I Lk ) reaches zero, the body diode of S 4b is reversely biased and the current through L leak is naturally cutoff. This change creates a suitable condition for S 4a to be turned OFF under ZCS in the next interval. L 1 maintains the discharging state and the current free-wheels through S 1a , S 1b , S 3b and the body diode S 3a .
Mode 7 (t 6 -t 7 ): S 4a is turned OFF under ZCS. L 1 maintains the discharging state and the current continues free-wheeling through S 1a , S 1b , S 3b and the body diode S 3a . This interval also serves as the deadtime interval for S 3a and S 4a , which are in the same bridge leg. If S 4a fails to be turned OFF before S 3a turns ON, shoot through will happen.
Mode 8 (t 7 -t 8 ): S 3a is turned ON under ZVS. L 1 continues to be discharged through S 1a , S 1b , S 3a , and S 3b . This is the main interval for L 1 to be discharged.
Mode 9 (t 8 -t 9 ): S 1b is turned OFF. The discharging current path for L 1 becomes S 1a , S 3b , S 3a and the body diode of S 1b . This interval also serves as the deadtime interval for S 1b and S 2b , which are in the same bridge leg. If S 1b fails to be turned OFF before S 2b turning on, shoot through will happen. The output inductor current is expressed in (6) from mode 6 to mode 9
Mode 10 (t 9 -t 1 0 ): S 2b is turned on. L leak starts being charged through S 2a , S 2b , S 3a and S 3b . The I Tr (I Lk ) changes conducting direction and the magnitude starts to increase from 0. There are two loops for the current of L 1 : one is a charging path that is the same as that of L leak ; the other one is a discharging path through S 1a , S 3a S 3b , and body diode of S 1b . Even though the magnitude of I lk is increasing, I L is still decreasing because I lk < I L . The expressions for I LK and I L are
Mode 11 (t 10 -t 1 1 ): This time interval starts when L leak is charged to the point, where I lk = I L . The body diode of S 1b naturally blocks the discharging current of L 1 . There is no switching action but the current still realizes natural commutation. This interval goes back to Mode 1, except that I Tr and U Tr are now negative.
III. IN-DEPTH SOFT SWITCHING ANALYSIS
A. FB ZVS condition
The requirement for the FB switches turning on under zero voltage condition is that the output capacitance C oss of the switch is fully discharged and the body diode conducts before the switch is turned ON. Thus, the deadtime interval between the two switches in one bridge leg should be longer than the time required for C oss to be discharged from the dc input voltage to 0 V. The C oss of the selected SiC MOSFET is 100 pF and the dc input voltage is 400 V. Equation (9) represents the relationship between the deadtime and device current
where Δt is the minimum deadtime interval and i is the current through the device. Even though the current envelope is half sinusoidal, which means there are intervals when the current is near zero, the transformer magnetizing current can still discharge C oss . In this paper, the deadtime is set at 250 ns, thus the boundary value for the current is 0.32 A. Therefore, as long as the magnetizing current is higher than 0.32 A, which is realized by proper transformer design, all-load-range ZVS for the FB stage can be achieved.
B. Cycloconverter ZCS Condition
From the steady-state analysis earlier, the precondition for the HF ac switches in the cycloconverter to turn OFF under zero current condition is that the leakage inductance current i LK reach zero before the switches are turned OFF. The worst condition for the switches to turn OFF under ZCS is when the leakage inductance current is at its maximum value, which is at the same time as when the output current reaches its maximum. The high-frequency voltage output of the FB stage is U Tr , and the low-frequency voltage output of the cycloconverter is U AC . The voltage across the leakage inductance L LK is V LK . The maximum of the filter inductor current is i L max .i LK starts decreasing when U Tr reaches zero. The time interval for i LK to fall from i L _max to zero can be divided into two parts: Δt 1 and Δt 2 , as illustrated in Fig. 6 . The worst condition for Δt 1 is the interval when C oss is discharged from 200 to 0 V by a transformer magnetizing current, which is half of the deadtime interval 100 ns. Δt 2 is the interval when L LK is discharged from i L max to 0 by −V LK . The maximum value of V LK is indicated in (10) . Equation (11) is the expression for Δt 2 . At 1200 W with a modulation index of 0.8, i L max is 7.5 A. Thus, the minimum delay time for the HF ac switch to turn OFF is 253 ns, as indicated in (12) , with the gate driver turn-OFF delay time included. The driver fall time t F is 7 ns and the propagation delay t D is 17 ns. Therefore, as long as the delay time for the HF ac switches to turn OFF is longer than 253 ns, all-load-range ZCS for the cycloconverter is achieved 
IV. SIMULATION VERIFICATIONS A simulation model for the dc-ac converter has been built in PSIM. The model parameters are listed in Table I . The load for this converter is considered as a resistor in the simulation. The open-loop simulation has been developed to verify the proposed unipolar-SPWM-oriented ZCS commutation strategy.
The simulation results are shown in Fig. 7(a)-(c) . Fig. 7 (a) demonstrates the transformer voltage and current, cycloconverter input voltage and output inductor current, respectively, from top to bottom. The cycloconverter input voltage is clamped at around 500 V. The output filter inductor current is a sinusoidal waveform with a peak amplitude of 7.7 A. Fig. 7(b) is a zoomedin view of Fig. 7(a) .
As presented in Fig. 7 (b) the cycloconverter input voltage is clamped at zero at certain time intervals. This is when the switches and/or body diodes in one bridge leg conduct current at the same time, but in different directions. Thus, even though the cycloconverter input voltage is clamped at zero, it is not a short circuit. Fig. 7(c) is the simulation result of the gating and V DS waveform for switch Q 1 in the FB stage, gating S 2b for the cycloconverter and the transformer current. As can be observed from the plot, switch Q 1 in FB is switched on under zero voltage condition, and switch S 2b is switched OFF under zero current condition. The effectiveness of the proposed ZVZCS commutation strategy is well validated.
V. POWER LOSS ANALYSIS
Three types of power loss are analyzed in this section: switching loss, conduction loss, and transformer loss. The SiC MOS-FET used in the prototype for both the FB and cycloconverter stages is C2M0080120D from CREE. The driving voltage is 20 V. Some other device characteristics are listed in Table II for loss calculation. 
A. FB Conduction Loss
For the FB stage, major conduction loss results from the MOSFET on-resistance. The MOSFET drain-source current is represented in (13) . From the datasheet, the relationship between the on-resistance and the drain-source current at 75°C is shown in (14) using straight line approximation. The conduction time is determined by the pulse width modulation (PWM) duty cycle, which is indicated in (15) . The conduction time is determined by the PWM duty cycle, which is indicated in (16)
B. FB Switching Loss
Since ZVS turning-ON is realized for the FB stage, the turnoff loss becomes the major part of the switching loss. No reverse recovery takes place during the turning-off process with the SiC MOSFET. The voltage rise time is calculated as in (17)- (19) . The total switching loss of the four switches in the FB stage is expressed in (20) , where f sw is the switching frequency and f is the fundamental frequency, which are 54 kHz and 50 Hz, respectively
C. Cycloconverter Conduction Loss
With the realization of synchronous rectification, the body diode of the SiC MOSFET only conducts during the deadtime interval. Major conduction loss results from the MOSFET onresistance. There are four MOSFETs conducting at every time interval, as indicated in Fig. 5 . With the implementation of synchronous rectification, the conduction loss on the body diode can be neglected. The MOSFET drain-source current in the cycloconverter is shown in (21) . The expression for the onresistance is shown in (22) . Equation (23) is the calculation for the conduction loss in the cycloconverter
D. Cycloconverter Switching Loss
As can be analyzed from Fig. 4 , at every time interval, there are always two switches that are continuously on. Since ZCS turning-off is realized, the turn-on loss takes up the major portion of switching loss for the cycloconverter stage. During the positive cycle, switches S 1a and S 3b are always on. Switches S 1b and S 3a are turned on under ZVS with the implementation of synchronous rectification. The turn on losses are associated with switches S 2a , S 2b , S 4a , and S 4b . During the negative cycle, switches S 1b and S 3a are always ON. Switches S 1a and S 3b are turned ON under ZVS with the implementation of synchronous rectification. The turn on losses are associated with switches S 2a , S 2b , S 4a , and S 4b , which are the same ones as in the positive cycle. The voltage fall time is calculated as in (24)- (26) . Equations (27) and (28) illustrate the switch turning-on loss calculation Fig. 9 . Prototype of the dc-ac converter.
E. Transformer Loss
Transformer loss can be divided into copper loss and core loss. The winding ac resistance is calculated as in (29). The copper loss calculation is illustrated in (30). The transformer core loss can be estimated from (31), where P L is the core loss density, A e is the effective core cross-sectional area, L e is the effective core magnetic path length, ρ is the resistivity of the conductor, l is the length of the conductor in m, μ 0 is the permeability constant, μ r is the relative permeability, and δ is the nominal depth of penetration for a conductor A loss breakdown at 1200 W is illustrated in Fig. 8 . The cycloconverter switching loss and the transformer loss are two major aspects of this loss, which take up around 61% and 21%, respectively. The combined conduction loss and switching loss of the cycloconverter is tremendously higher than that of the FB stage because the number of switches conducting at the same time in the cycloconverter is four, while the number is two for the FB stage. In addition, the number of switches operating under high frequency in the cycloconverter is six, while the number is four for the FB stage. Moreover, the current in the cycloconverter is higher since it is on the lower voltage side. Thus the switching loss and conduction loss in the cycloconverter are much higher than that in the FB stage. The calculated efficiency at 1200 W is 96.84%.
VI. EXPERIMENTAL VERIFICATIONS
A prototype, shown in Fig. 9 , has been developed to validate the proposed hybrid switch structure and ZVZCS modulation strategy. The FB stage and cycloconverter are assembled in two separate boards for flexibility. The component listing is shown in Table III .
The nominal condition for open loop power testing is shown in Table IV . Fig. 10 is the experimental waveforms of the cycloconverter gating S 4a , input voltage of the cycloconverter, output voltage of the cycloconverter before filter, and output filter inductor current. The input dc voltage is 400 V and the output current is a sinusoidal waveform with an amplitude of 7.5 A. The functionality of the hardware setup has been well validated.
Four sets of zoomed-in switching waveforms are presented in Figs. 11-14 , under different load conditions. The waveforms included are FB gating and the V DS waveform for switch Q 1 in the FB stage, gating S 4a for the cycloconverter and the transformer current I TR . When S 4a is on, the drain-source current is identical to I TR , thus I TR is used to verify the ZCS turning-off transition in the cycloconverter switches. For all load conditions, switch Q 1 in the FB inverter is switched ON during the zero voltage transition, and switch S 4a is switched OFF during the zero current transition. The effectiveness of the proposed ZVZCS commutation strategy is well validated.
The YOKOGAWA WT3000 Precision Power Analyzer was utilized to measure the converter efficiency. The efficiency curve is shown in Fig. 15 . The converter reaches 96% efficiency at 1200 W. The measured efficiency matches with the calculated result very well. 
VII. CONCLUSION
In this paper, a prototype of a single-stage bidirectional isolated soft-switched dc-ac converter has been developed. The switching frequency has been increased to 54 kHz with the implementation of SiC MOSFETs, which results in the size and weight reduction of the HFAC link transformer. In addition, with the proposed carrier-based unipolar-SPWM-oriented modulation technique with synchronous rectification, ZVS has been realized for the FB stage, and ZCS/ZVS has been achieved for the cycloconverter. The proposed modulation technique also enables one-fourth of the ac switches to be always on, which reduces one-fourth of the cycloconverter switching loss. Therefore, with the SiC MOSFETs and novel modulation technique, the efficiency and power density of the single-stage bidirectional isolated dc-ac converter have been greatly improved.
